Visible to Intel only — GUID: tzt1606728827067
Ixiasoft
1. About the PHY Lite for Parallel Interfaces IP
2. PHY Lite for Parallel Interfaces Intel® FPGA IP (phylite_ph2) for Intel Agilex® 7 M-Series Devices
3. PHY Lite for Parallel Interfaces Intel® FPGA IP (altera_phylite_s20) for Intel Agilex® 7 F-Series and I-Series Devices
4. PHY Lite for Parallel Interfaces Intel® FPGA IP for Intel® Stratix® 10 Devices
5. PHY Lite for Parallel Interfaces Intel® FPGA IP for Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices
6. PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide Document Archives
7. Document Revision History for the PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide
3.2.1. Intel Agilex® 7 F-Series and I-Series I/O Sub-bank Interconnects
3.2.2. Intel Agilex® 7 F-Series and I-Series Input DQS/Strobe Tree
3.2.3. PHY Lite for Parallel Interfaces Intel® FPGA IP for Intel Agilex® 7 F-Series and I-Series Devices Top Level Interfaces
3.2.4. Dynamic Reconfiguration
3.2.5. I/O Timing
4.5.6.4.1. Timing Closure: Dynamic Reconfiguration
4.5.6.4.2. Timing Closure: Input Strobe Setup and Hold Delay Constraints
4.5.6.4.3. Timing Closure: Output Strobe Setup and Hold Delay Constraints
4.5.6.4.4. Timing Closure: Non Edge-Aligned Input Data
4.5.6.4.5. I/O Timing Violation
4.5.6.4.6. Internal FPGA Path Timing Violation
5.5.6.4.1. Timing Closure: Dynamic Reconfiguration
5.5.6.4.2. Timing Closure: Input Strobe Setup and Hold Delay Constraints
5.5.6.4.3. Timing Closure: Output Strobe Setup and Hold Delay Constraints
5.5.6.4.4. Timing Closure: Non Edge-Aligned Input Data
5.5.6.4.5. I/O Timing Violation
5.5.6.4.6. Internal FPGA Path Timing Violation
Visible to Intel only — GUID: tzt1606728827067
Ixiasoft
3.6.1. Generating the Design Example
You can generate a design example by clicking Generating Example Design in the IP Parameter Editor.
The software generates a user defined directory in which the design example files reside.
There are two variants of design example available for PHY Lite for Parallel Interfaces Intel® FPGA IP for Intel Agilex® 7 F-Series and I-Series devices:
- Design example for variant without dynamic reconfiguration
- Design example for variant with dynamic reconfiguration
Design Example Variant | Design File | Description | |
---|---|---|---|
Dynamic Reconfiguration | On | ed_synth.qsys (synthesis only) | Consists of PHY Lite for Parallel Interfaces Intel® FPGA IP instance with Calibration IP. |
ed_sim.qsys (simulation only) | Consists of PHY Lite for Parallel Interfaces Intel® FPGA IP instance with Calibration IP, IOSSM Tester, Tester Core, and Tester I/O. | ||
Off | ed_synth.qsys (synthesis only) | Consists of PHY Lite for Parallel Interfaces Intel® FPGA IP instance. | |
ed_sim.qsys (simulation only) | Consists of PHY Lite for Parallel Interfaces Intel® FPGA IP instance with Tester Core and Tester I/O. |