PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 1/12/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.6.1. Generating the Design Example

You can generate a design example by clicking Generating Example Design in the IP Parameter Editor.

The software generates a user defined directory in which the design example files reside.

There are two variants of design example available for PHY Lite for Parallel Interfaces Intel® FPGA IP for Intel Agilex® 7 F-Series and I-Series devices:

  • Design example for variant without dynamic reconfiguration
  • Design example for variant with dynamic reconfiguration
Table 44.   PHY Lite for Parallel Interfaces Intel® FPGA IP for Intel Agilex® 7 F-Series and I-Series Devices Design Example Variants
Design Example Variant Design File Description
Dynamic Reconfiguration On ed_synth.qsys (synthesis only) Consists of PHY Lite for Parallel Interfaces Intel® FPGA IP instance with Calibration IP.
ed_sim.qsys (simulation only) Consists of PHY Lite for Parallel Interfaces Intel® FPGA IP instance with Calibration IP, IOSSM Tester, Tester Core, and Tester I/O.
Off ed_synth.qsys (synthesis only) Consists of PHY Lite for Parallel Interfaces Intel® FPGA IP instance.
ed_sim.qsys (simulation only) Consists of PHY Lite for Parallel Interfaces Intel® FPGA IP instance with Tester Core and Tester I/O.