PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2.2.1. PHY Lite for Parallel Interfaces Intel® Agilex™ FPGA IP Top Level Interfaces

The PHY Lite for Parallel Interfaces Intel® Agilex™ FPGA IP consists of the following modules:

  • Clocks and reset
  • Fabric
  • PHY data and control
  • I/O
Figure 2. Top Level InterfaceThis figure shows the top-level diagram of the PHY Lite for Parallel Interfaces IP interface.