PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

5.5.6. Timing

The Intel® Quartus® Prime software generates the required timing constraints to analyze the timing of the PHY Lite for Parallel Interfaces IP on the all Intel FPGA devices.