PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

4.2.5.4. Calibration Guidelines

The PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP allows you to dynamically reconfigure the features of the interface. However, performing calibration is an application specific process. This section provides some general guidelines for calibrating Intel® Stratix® 10 I/O architecture.

Note: Follow the guidelines when generating your own dynamic reconfiguration controller.