PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

3.2.4.3. Dynamic Reconfiguration Guidelines

The PHY Lite for Parallel Interfaces Intel® Agilex™ 7 FPGA IP for F-Series and I-Series allows you to dynamically reconfigure the features of the interface. No traffic should occur during reconfiguration. Reframing is necessary, particularly in continuous strobe mode of operation. Intel recommends performing dynamic calibration for application with core clock frequency of more than 533 MHz and/or using ×36 DQS trees. This section provides the general guidelines for calibrating Intel® Agilex™ 7 for F-Series and I-Series I/O architecture.

Note: Follow the guidelines when generating your own dynamic reconfiguration controller.