PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

4.4.2.2. Manual Insertion of OCT Block

You may also instantiate the OCT Intel FPGA IP separately in your project and connect the termination ports to the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP.

  1. Expose the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP termination ports by disable Use Default OCT Values.
  2. Select the available OCT values in the Input OCT Value parameter. This displays the Expose termination ports parameter.
    Note: For supported input and output OCT values, refer to the I/O Standards topic.
  3. Select Expose termination ports to expose the termination ports in the IP.
  4. Connect the termination ports to a OCT Intel FPGA IP either in power-up or user mode.
Figure 59. RTL View of PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP Interfacing with OCT Intel FPGA IP in User Mode