Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

ID 683609
Date 12/12/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.2.2.2. CSR Interrupt Status Registers

Table 131.  CSR Interrupt Status RegistersFor CSR register maps: Address = Memory Address Base + Offset.
Offset Bits Attribute Default Description
0x00 31:4 Reserved.
  3 RW1C 0

Read Access Violation Interrupt Overflow register

Asserted when a read access causes the Interconnect to return a DECERR response, and the buffer log depth is full. Indicates that there is a logging error lost due to an exceeded buffer log depth. Cleared by setting the bit to 1.

  2 RW1C 0

Write Access Violation Interrupt Overflow register

Asserted when a write access causes the Interconnect to return a DECERR response, and the buffer log depth is full. Indicates that there is a logging error lost due to an exceeded buffer log depth. Cleared by setting the bit to 1.

  1 RW1C 0

Read Access Violation Interrupt register

Asserted when a read access causes the Interconnect to return a DECERR response. Cleared by setting the bit to 1.

Note: Access violation are logged until the bit is cleared.
  0 RW1C 0

Write Access Violation Interrupt register

Asserted when a write access causes the Interconnect to return a DECERR response. Cleared by setting the bit to 1.

Note: Access violation are logged until the bit is cleared.