Intel® Stratix® 10 SEU Mitigation User Guide

ID 683602
Date 12/30/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Raw FIT

The Intel® Quartus® Prime Projected SEU FIT by Component Usage report provides raw FIT data.
Raw FIT is the FIT rate of the FPGA if the design uses every component. Raw FIT data is not design specific.
Note: The Intel Reliability Report, available on the Intel FPGA web site, also provides reliability data and testing procedures for Intel FPGA devices.

The Intel® Quartus® Prime software computes the FIT for each component using (component Mb × intrinsic FIT/Mb × Neutron Flux Multiplier) for the device family and process node. (For flip flops, “Mb” represents a million flip flops.)

To give the worst-case raw FIT, the report assumes the maximum amount of CRAM that implements MLABs in the device. Thus, the CRAM raw FIT is the sum of CRAM and MLAB entries.

Note: The Intel® Quartus® Prime software counts device bits for target devices using different parameter information than the Reliability Report. Therefore, the Intel® Quartus® Prime RAW SEU FIT rate is different from the EDCRC max FIT Rate based on the Reliability Report data. The EDCRC max FIT rate based on the Reliability Report data represents the likelihood of error in the CRAM indicated by CRC_ERROR pin.