Intel® Stratix® 10 SEU Mitigation User Guide

ID 683602
Date 12/30/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3.1. Advanced SEU Detection IP Core

The Advanced SEU Detection IP core does the following:

  • Communicates with the Secure Device Manager (SDM) to detect SEU event, send or receive commands or responses from SDM for reporting SEU error.
  • Read Sensitivity Map Header (.smh) Revision 4 file to allow On-Chip or Off-Chip Lookup Sensitivity Processing, and report criticality of SEU error occurred in device based on region specified in the .smh file.

The Advanced SEU Detection IP core allows you to perform sensitivity processing for SEU errors at runtime. The Advanced SEU Detection IP core supports the following implementations:

  • On-Chip Lookup Sensitivity Processing—The sensitivity processing soft IP provides error location reporting and lookup.
  • Off-Chip Lookup Sensitivity Processing—An external unit (such as a microprocessor) performs error location lookup using the error message queue information.
Note: You cannot simulate the Advanced SEU Detection IP because the IP receives response from SDM. To validate this IP core, Intel recommends that you perform hardware evaluation.