AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 4/01/2024
Public
Document Table of Contents

3.3.16.1. Fast Preservation

In Xilinx Vivado designs, the Incremental Compile design flow speeds up place and route runtime.

In Quartus® Prime Pro Edition, enabling the Fast Preserve option on the Incremental Compile tab under Assignment > Settings > Compiler Settings specifies that the Compiler can simplify a final snapshot of a partition to only its interface logic.

To use Fast Preservation effectively, ensure that your designs are floorplanned and partitioned and have a well-separated periphery.