AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 4/01/2024
Public
Document Table of Contents

3.2.1.2. place_design/route_design

Depending on the use mode, the Vivado* software provides different commands to place and route device resources into the FPGA device. In Project Mode, the launch_runs impl 1 executable performs place and route, and the equivalent Quartus® Prime Pro Edition executable is quartus_fit. In Non-Project Mode, the Vivado* software provides the place_design and route_design executables. The Quartus® Prime Pro Edition software allows you perform place and route stages separately in the quartus_fit executable through arguments.
The Quartus® Prime Pro Edition Fitter includes the following stages:
  • Plan—places all periphery elements (such as I/Os and PLLs) and determines a legal clock plan, without core placement or routing.
  • Place—places all core elements in a legal location.
  • Route—creates all routing between the elements in the design.
  • Retime 9 —performs register retiming and moves existing registers into Hyper-Registers to increase performance by removing retiming restrictions and eliminating critical paths.
  • Finalize—for Arria® 10 and Cyclone® 10 GX devices, converts unnecessary tiles to High-Speed or Low-Power. For Stratix® 10 devices, performs post-route.
  • Fast Forward9—generates detailed reports that estimate performance gains achievable by making specific RTL modifications.

You can run each Fitter stage standalone by providing the appropriate argument to the quartus_fit executable. For more information, run quartus_fit --help.

The following example performs place-and-route by fitting the logic of the Quartus® Prime Pro Edition filtref project:

quartus_fit filtref

For command line help, type quartus_fit --help at the command prompt.

9 Retime and Fast-Forward Compilation available only for Agilex™ 7 and Stratix® 10 devices.