AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 4/01/2024
Public
Document Table of Contents

3.2.1.5. write_sdf/write_verilog/write_vhdl

In Vivado* , the write_sdf executable reads data from design files, and writes timing delays in .sdf files. The write_verilog executable uses this output and generates the netlists for third-party tools. Similarly, the Quartus® Prime Pro Edition software provides the quartus_eda executable to generate netlists and other output files for use with third-party EDA tools.

The following example creates the filtref.vo simulation Verilog HDL netlist file, that you can use to simulate the filtref project with ModelSim* :

quartus_eda filtref --simulation=on --format=verilog --tool=modelsim

For command line help, type quartus_eda --help at the command prompt.