R-tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683501
Date 12/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2.2.5.4. VirtIO Common Configuration Structure Length Register (Address 0x015)

The length register indicates the length of the structure. The length may include padding, fields unused by the driver, or future extensions.

Table 22.  VirtIO Common Configuration Structure Length Register
Bit Location Description Access Type Default Value
31:0 Structure Length RO Settable through the IP Parameter Editor

Did you find the information on this page useful?

Characters remaining:

Feedback Message