MAX 10 FPGA 10M50 Evaluation Kit User Guide

Download
ID 683447
Date 9/30/2021
Public
Document Table of Contents
Document Table of Contents x
1. MAX 10 FPGA 10M50 Evaluation Kit Overview 2. Getting Started 3. Board Components A. Additional Information
1. MAX 10 FPGA 10M50 Evaluation Kit Overview x
1.1. Board Component Blocks 1.2. Supported Items Not Included with the Kit
2. Getting Started x
2.1. Powering the Kit 2.2. Installing the USB-Blaster Driver 2.3. Handling the Kit 2.4. Factory Default Switch and Jumper Settings
3. Board Components x
3.1. Board Overview 3.2. Featured Device: MAX 10 FPGA 3.3. Configuration 3.4. Status Elements 3.5. Setup Elements 3.6. General User Input/Output 3.7. Clock Circuitry 3.8. Components and Interfaces
3.3. Configuration x
3.3.1. Using the Quartus II Programmer 3.3.2. Selecting the Internal Configuration Scheme
3.7. Clock Circuitry x
3.7.1. On-Board Oscillators 3.7.2. Off-Board Clock Input/Output 3.7.3. Clock Control GUI
3.7.3. Clock Control GUI x
3.7.3.1. The Clock Control
3.8. Components and Interfaces x
3.8.1. HDMI Video Output 3.8.2. Pmod Connectors 3.8.3. Memory 3.8.4. Flash 3.8.5. MIPI CSI-2 Transmitter 3.8.6. MIPI CSI-2 Receiver 3.8.7. Power Supply
3.8.3. Memory x
3.8.3.1. LPDDR2
3.8.7. Power Supply x
3.8.7.1. Power Options 3.8.7.2. Power Up Sequence
A. Additional Information x
A.1. Document Revision History A.2. Compliance & Conformity Statements
A.2. Compliance & Conformity Statements x
A.2.1. CE EMI Conformity Caution
1. MAX 10 FPGA 10M50 Evaluation Kit Overview
2. Getting Started
3. Board Components
A. Additional Information

3. Board Components

This chapter introduces all the important components on the evaluation kit. The Overview of the MAX 10 FPGA Evaluation Kit Features figure illustrates major component locations and MAX 10M50 FPGA (10M50, 484-FPGA) Evaluation Kit Components table in this chapter provides a brief description of all features of the board.


Section Content
Board Overview
Featured Device: MAX 10 FPGA
Configuration
Status Elements
Setup Elements
General User Input/Output
Clock Circuitry
Components and Interfaces

Related Information
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message