AN 822: Intel® FPGA Configuration Device Migration Guideline

Download
ID 683340
Date 4/29/2020
Public
Document Table of Contents

1.5.1.4. Simulating the DCLK Signal at 100 MHz Operation

Example to add the RC network or buffer solution is not applicable to the 100 MHz operation because the additional delay uncertainty imposed by the RC network or buffer can cause setup time violation on the FPGA.

Did you find the information on this page useful?

Characters remaining:

Feedback Message