Serial Lite III Streaming Intel® FPGA IP User Guide

ID 683330
Date 1/16/2024
Public
Document Table of Contents
Give Feedback

5.1.1. Serial Lite III Streaming Source Core

The source core consists of four major functional blocks (the implementation varies depending on the clocking mode):

  • Source application module
  • Source adaptation module
  • L-Tile/H-Tile Transceiver Native PHY Intel® Stratix® 10 FPGA IP and Transceiver Native PHY IP TX core for Intel® Arria® 10 and Intel® Cyclone® 10 GX - Interlaken mode
  • Interlaken PHY v18.1 IP TX core ( Stratix® V and Arria® V GZ devices)
  • Clock generator (in the standard clocking mode for Intel® Arria® 10, Intel® Cyclone® 10 GX, Stratix® V, and Arria® V GZ devices)