Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 12/12/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter Intel® FPGA IP 8. 3D LUT Intel® FPGA IP 9. AXI-Stream Broadcaster Intel® FPGA IP 10. Chroma Key Intel® FPGA IP 11. Chroma Resampler Intel® FPGA IP 12. Clipper Intel® FPGA IP 13. Clocked Video Input Intel® FPGA IP 14. Clocked Video to Full-Raster Converter Intel® FPGA IP 15. Clocked Video Output Intel® FPGA IP 16. Color Space Converter Intel® FPGA IP 17. Deinterlacer Intel® FPGA IP 18. FIR Filter Intel® FPGA IP 19. Frame Cleaner Intel® FPGA IP 20. Full-Raster to Clocked Video Converter Intel® FPGA IP 21. Full-Raster to Streaming Converter Intel® FPGA IP 22. Genlock Controller Intel® FPGA IP 23. Generic Crosspoint Intel® FPGA IP 24. Genlock Signal Router Intel® FPGA IP 25. Guard Bands Intel® FPGA IP 26. Interlacer Intel® FPGA IP 27. Mixer Intel® FPGA IP 28. Pixels in Parallel Converter Intel® FPGA IP 29. Scaler Intel® FPGA IP 30. Stream Cleaner Intel® FPGA IP 31. Switch Intel® FPGA IP 32. Tone Mapping Operator Intel® FPGA IP 33. Test Pattern Generator Intel® FPGA IP 34. Video Frame Buffer Intel® FPGA IP 35. Video Streaming FIFO Intel® FPGA IP 36. Video Timing Generator Intel® FPGA IP 37. Warp Intel® FPGA IP 38. Design Security 39. Document Revision History for Video and Vision Processing Suite User Guide

28.4. Pixels in Parallel Converter Registers

Each register is either read-only (RO) or read-write (RW). Writes to RO registers complete but the IP ignores them. A read to any RW register also completes, but returns undefined data by default. These registers are RW to save FPGA resources. To enable readback of the values you write to these registers, you must turn on Debug features when you configure the IP.
Table 438.  Pixels in Parallel IP RegistersIn the software API the register names appear with a prefix of INTEL_VVP, INTEL_VVP_CORE or INTEL_VVP_CLIPPER as appropriate and with an optional REG suffix
Address Register Access Description
Parameterization registers
0x0000 VID_PID RO

Read this register to retrieve the pixels in parallel converter product ID.

This register always returns 0x6AF7_0239.

0x0004 VERSION RO

Read this register to retrieve the version information for the Intel Quartus release that Intel uses to build the pixels in parallel converter.

0x0008 LITE_MODE RO

Read this register to determine if Lite mode is on.

This register always returns 1 as the Avalon memory-mapped control interface is only available when you turn on Lite mode.

0x000C DEBUG_ENABLED RO

Read this register to determine if Debug features is on.

This register returns 1 if reads to other registers designated as RW return the last value the IP writes to the register, or an undefined value.

0x0010 to 0x011F - - Unused
Control and debug registers

For more information, refer to Control Packets

0x0120 IMG_INFO_WIDTH RW Set the expected width of incoming video fields.
0x0124 to 0x0130 - - Unused.
0x0134 IMG_INFO_SUBSAMPLING RW The expected chroma subsampling of the incoming video fields.
0x0138 to 0x013C - - Unused.
0x0140 STATUS RO

Bit 0: Status bit.

1 means the pixels in parallel converter is processing a video field, 0 otherwise.

Register Bit Descriptions

Table 439.  VID_PID
Name Bits Description
Pixels in parallel converter version ID and product ID 31:0 This register always returns 0x6AF7_0239.
  • 15:0 is the product ID and always returns 0x0239
  • 31:16 is the vendor ID and always returns 0x6AF7
Table 440.  VERSION
Name Bits Description
Lite mode parameterization bit 7:0 Register map version. Returns 0x01.
QPDS patch revision 15:8 Returns 0x00.
QPDS update revision 23:16 Updated for each release. For 21.4 this returns 0x04.
QPDS major revision 31:24 Updated for each release. For 21.4 this returns 0x15.
Table 441.   LITE_MODE
Name Bits Description
Lite mode parameterization bit 0 Returns 1 if you turn on Lite mode.
Unused 31:1 Unused.
Table 442.  DEBUG_ENABLED
Name Bits Description
Debug features parameterization bit 0 Returns 1 if you turn on Debug features.
Unused 31:1 Unused.
Table 443.  IMG_INFO_WIDTH
Name Bits Description
Width bits 15:0 Write to this register to set the expected width of the incoming video fields.
unused 31:16 Unused.
Table 444.  IMG_INFO_SUBSAMPLING
Name Bits Description
SubSa code bits 1:0 Write to this register to set the expected chroma sub-sampling of the incoming video fields.
unused 31:2 Unused.
Table 445.  STATUS
Name Bits Description
Status bit 0 1 means the pixels in parallel converter is processing a video field, 0 otherwise.
unused 31:1 Unused.