Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 12/12/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter Intel® FPGA IP 8. 3D LUT Intel® FPGA IP 9. AXI-Stream Broadcaster Intel® FPGA IP 10. Chroma Key Intel® FPGA IP 11. Chroma Resampler Intel® FPGA IP 12. Clipper Intel® FPGA IP 13. Clocked Video Input Intel® FPGA IP 14. Clocked Video to Full-Raster Converter Intel® FPGA IP 15. Clocked Video Output Intel® FPGA IP 16. Color Space Converter Intel® FPGA IP 17. Deinterlacer Intel® FPGA IP 18. FIR Filter Intel® FPGA IP 19. Frame Cleaner Intel® FPGA IP 20. Full-Raster to Clocked Video Converter Intel® FPGA IP 21. Full-Raster to Streaming Converter Intel® FPGA IP 22. Genlock Controller Intel® FPGA IP 23. Generic Crosspoint Intel® FPGA IP 24. Genlock Signal Router Intel® FPGA IP 25. Guard Bands Intel® FPGA IP 26. Interlacer Intel® FPGA IP 27. Mixer Intel® FPGA IP 28. Pixels in Parallel Converter Intel® FPGA IP 29. Scaler Intel® FPGA IP 30. Stream Cleaner Intel® FPGA IP 31. Switch Intel® FPGA IP 32. Tone Mapping Operator Intel® FPGA IP 33. Test Pattern Generator Intel® FPGA IP 34. Video Frame Buffer Intel® FPGA IP 35. Video Streaming FIFO Intel® FPGA IP 36. Video Timing Generator Intel® FPGA IP 37. Warp Intel® FPGA IP 38. Design Security 39. Document Revision History for Video and Vision Processing Suite User Guide

37.1.2. Warp IP Performance and Resource Utilization

Intel provides resource and utilization data for guidance. The designs target an Intel Arria 10 10AX115N2F40I2LG device or an Intel Agilex AGIB027R29A1E2V.

For devices other than Intel Agilex devices, the Warp IP supports clock rates of 300 MHz for the video related clocks axi4s_vid_in_0_clock, axi4s_vid_out_0_clock, and core_clock.

For Intel Agilex devices, the Warp IP supports clock rates of 600 MHz for the video related clocks axi4s_vid_in_0_clock, axi4s_vid_out_0_clock, and core_clock. This allows a single pixel in parallel, single engine configuration to process UHD frames at 60 fps. The Warp IP also supports a configuration of 2 pixels in parallel with one engine. Your design can process UHD frames at 60 fps on Intel Agilex devices with a reduced video clock rate of 300 MHz on the video input and output connections and running the main processing clock at 600 MHz.

Table 664.   HD frame processing on Intel Arria 10 Device with Double Memory BounceProcessing frames of up to 1920x1080 resolution. Intel set the video related clocks axi4s_vid_in_0_clock, axi4s_vid_out_0_clock, and core_clock to a minimum of 150 MHz to allow the IP to process 60 fps. Set these clocks to 300 MHz for frame rates of 120 fps.
Pixel in Parallel Use Single Memeory Bounce Number of Engines Max Video Width 107 108 Memory Buffer Size ALMs Memory Blocks (M20K) DSP Blocks
1 Off 1 2048 HD ~7,000 203 36
Table 665.  HD frame processing on Intel Arria 10 Device with Single Memory BounceProcessing frames of up to 1920x1080 resolution. Intel set the video related clocksaxi4s_vid_in_0_clock, axi4s_vid_out_0_clock,and core_clockto a minimum of 150 MHz to allow the IP to process 60 fps. Set these clocks to 300 MHz for frame rates of 120 fps.
Pixel in Parallel Use Single Memory Bounce Cache Blocks per Engine Number of Engines Maximum Video Width 108 Memory BufferSize ALMs Memory Blocks (M20K) DSP Blocks
1 On 256 1 2048 HD ~7,000 175 36
1 On 512 1 2048 HD ~7,000 223 36
1 On 1024 1 2048 HD ~7,000 319 36
Table 666.   UHD Frames at 30 fps on Intel Arria 10 Device with Double Memory Bounce Processing frames of up to 3840x2160 resolution at 30 fps. Intel set the video related clocks axi4s_vid_in_0_clock, axi4s_vid_out_0_clock, and core_clock to 300 MHz.
Pixel in parallel Use Single Memory Bounce Number of Engines Max Video Width 108 Memory Buffer Size ALMs Memory Blocks (M20K) DSP Blocks
1 Off 1 3840 UHD ~7,000 285 36
Table 667.  UHD Frames at 60 fps on Intel Arria 10 Device with Double Memory BounceProcessing frames of up to 3840x2160 resolution at 60 fps. Intel set the video related clocks axi4s_vid_in_0_clock, axi4s_vid_out_0_clock, and core_clock to 300 MHz.
Pixel in parallel Use Single Memory Bounce Number of Engines Max Video Width108 Memory Buffer Size ALMs Memory Blocks (M20K) DSP Blocks
2 Off 2 3840 UHD ~11,000 365 72
Table 668.  UHD frames at 60 fps on Intel Arria 10 Device with Single Memory BounceProcessing frames of up to 3840x2160 resolution at 60 fps. Intel set the video related clocks axi4s_vid_in_0_clock,axi4s_vid_out_0_clock,and core_clock to 300 MHz.
Pixel in parallel Use Single Memory Bounce Cache Blocks per Engine Number of Engines Max Video Width 108 Memory BufferSize ALMs Memory Blocks (M20K) DSP Blocks
2 On 256 2 3840 UHD ~11,000 311 72
2 On 512 2 3840 UHD ~11,000 407 72
2 On 1024 2 3840 UHD ~11,000 599 72
Table 669.   One Pixel In Parallel UHD Frames at 60 fps, on Intel Agilex Device with Double Memory Bounce

Processing frames of up to 3840x2160 resolution at 60 fps. Intel set the video related clocks axi4s_vid_in_0_clock,axi4s_vid_out_0_clock,and core_clock to 600 MHz. .

Pixel in parallel Use Single Memory Bounce Number of Engines Max Video Width 108 Memory Buffer Size ALMs Memory Blocks (M20K) DSP Blocks
1 Off 1 3840 UHD ~9,000 261 36

Table 670.  One Pixel In Parallel UHD Frames at 60 fps on Intel Agilex Device with Single Memory BounceProcessing frames of up to 3840x2160 resolution at 60 fps. Intel set the video related clocks axi4s_vid_in_0_clock,axi4s_vid_out_0_clock,andcore_clock to 600 MHz.
Pixel in parallel Use Single Memory Bounce Cache Blocks per Engine Number of Engines Max Video Width 108 Memory Buffer Size ALMs Memory Blocks (M20K) DSP Blocks
1 On 256 1 3840 UHD ~8,000 224 36
1 On 512 1 3840 UHD ~8,000 272 36
1 On 1024 1 3840 UHD ~9,000 368 36
Table 671.   One Pixel In Parallel HD frame processing with Use easy warp on Intel Arria 10 Device

Processing frames of up to 1920x1080 resolution. Intel set the video related clocks axi4s_vid_in_0_clock,axi4s_vid_out_0_clock, and core_clock to a minimum of 150 MHz to allow the IP to process 60 fps. Set these clocks to 300 MHz for frame rates of 120 fps.

Pixel in parallel Maximum Video Width 108 Memory Buffer Size Use Easy Warp ALMs Memory Blocks (M20K) DSP Blocks
1 2048 HD On ~4,000 221 0
Table 672.  One Pixel In Parallel UHD frame processing with Use easy warp on Intel Arria 10 Device  Processing frames of up to 3840 × 2160 resolution. Intel set the video related clocks axi4s_vid_in_0_clock, axi4s_vid_out_0_clock, and core_clock to a minimum of 300 MHz to allow the IP to process 30 fps.
Pixel in parallel Maximum Video Width 108 Memory Buffer Size Use Easy Warp ALMs Memory Blocks (M20K) DSP Blocks
1 3840 UHD On

~4000

283 0
Table 673.  Two Pixels In Parallel UHD frame processing with Use easy warp on Intel Arria 10 Device  Processing frames of up to 3840 × 2160 resolution. Intel set the video related clocks axi4s_vid_in_0_clock, axi4s_vid_out_0_clock, and core_clock to a minimum of 300 MHz to allow the IP to process 60 fps. 
Pixel in parallel Easy Warp Maximum Video Width 108 Use Easy Warp Memory Buffer Size ALMs Memory Blocks (M20K) DSP Blocks
2 1 3840 On UHD

~4000

283 0
107 Same maximum video width for input and output.
108 Same maximum video width for input and output.