DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 10/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

10.4. Source Timestamp

The Nios II processor can use this global, free-running counter to generate timestamps and delays. The same counter is used in both sink and source instantiations (DPRX_TIMESTAMP is always equal to DPTX_TIMESTAMP).

Address: 0x001F

Direction: RO

Reset: 0x00000000

Table 95.  DPTX_TIMESTAMP Bits

Bit

Bit Name

Function

31:24

Unused

 

23:0

TIMESTAMP

Free-running counter value (1 tick equals 100 µs)