DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 10/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

10.2.1. DPTX0_MSA_MVID

Address: 0x0020

Direction: RO

Reset: 0x00000000

Table 65.  DPTX0_MSA_MVID Bits

Bit

Bit Name

Function

31:24

Unused

23:0

MVID/VFREQ[23:0]

8B/10B Channel Coding:

Main stream attribute MVID

128B/132B Channel Coding:

Main stream attribute VFREQ[23:0]