2.5.1. Complete Design Simulation Power Analysis Flow
You can simulate the entire gate-level design and generate a .vcd from a third-party simulator. The Power Analyzer can then import the .vcd (specifying the top-level design). The resulting power analysis uses the signal activities information from the generated .vcd, including those that apply to submodules, such as decode [1-3], err1, mux1, and encode1.
Did you find the information on this page useful?