Intel® Quartus® Prime Pro Edition User Guide: Power Analysis and Optimization

ID 683174
Date 12/12/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback LAB-Wide Clock Enable Example

This VHDL code makes use of a LAB-wide clock enable. This clock-gating logic is automatically turned into an LAB-level clock enable signal.
IF clk'event AND clock = '1' THEN
     IF logic_is_enabled = '1' THEN
       reg <= value;
       reg <= reg;
     END IF;