F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: oma1617309749398
Ixiasoft
Visible to Intel only — GUID: oma1617309749398
Ixiasoft
6.2.3. PCI Express and PCI Capabilities Parameters
For each core (PCIe0/PCIe1/PCIe2/PCIe3), the PCI Express / PCI Capabilities tab contains separate tabs for the device, PRS (Endpoint mode), MSI (Endpoint mode), ACS capabilities (Root Port mode), slot (Root Port mode), MSI-X, and legacy interrupt pin register parameters.

- Device Capabilities
- Link Capabilities
- Legacy Interrupt Pin Register
- MSI Capabilities
- MSI-X Capabilities
- Slot Capabilities
- Latency Tolerance Reporting (LTR)
- Process Address Space ID (PASID)
- Device Serial Number Capability
- Page Request Service (PRS)
- Access Control Service (ACS) Capabilities
- Power Management
- Vendor Specific Extended Capability (VSEC) Registers
- Precision Time Measurement (PTM)
- Address Translation Services (ATS)
- TLP Processing Hints (TPH)
- VirtIO Parameters