F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.6. Hot Plug

Hot Plug support means that the device can be added to or removed from a system during runtime. The Hot Plug Interface in the F-Tile Avalon-ST IP for PCIe allows an Intel FPGA with this IP to safely provide this capability.

Hot Plug interface displays a list of signals reported by the on-board hot plug components in the Downstream Port. This interface is available only if the Slot Status Register of the PCI Express Capability Structure is enabled.

Did you find the information on this page useful?

Characters remaining:

Feedback Message