F-Tile Ethernet Intel® FPGA Hard IP User Guide

ID 683023
Date 1/07/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.2. OTN Mode

The F-Tile Ethernet Intel® FPGA Hard IP supports OTN mode in all Ethernet modes with optional RS-FEC feature.

The TX OTN datapath consists of:
  • Alignment insertion—the TX PCS interface inserts alignment markers.
  • Striper—enables logically sequential data to be segmented to increase data throughput.
Note: In OTN mode in 10GE/20GE/40GE/50GE/100GE Ethernet modes, scrambler is bypassed because the input data is expected to be scrambled. In 200GE/400GE Ethernet modes, RS-FEC block descrambles the data.

The RX OTN datapath consists of an aligner block that enables the alignment of the incoming data.

Did you find the information on this page useful?

Characters remaining:

Feedback Message