F-Tile Ethernet Intel® FPGA Hard IP User Guide

ID 683023
Date 1/07/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.2. Transceiver Avalon® Memory-Mapped Interface Address Space

Refer to the F-Tile Architecture and PMA and FEC Direct PHY IP User Guide for information about transceiver register map and descriptions.

Did you find the information on this page useful?

Characters remaining:

Feedback Message