F-Tile Ethernet Intel® FPGA Hard IP User Guide

ID 683023
Date 1/07/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5. Generating Tile Files

The Support-Logic Generation is a pre-synthesis step used to generate tile-related files needed for simulation and hardware design. The tile generation is a required step before simulation.

You can use the Support-Logic Generation command on the Processing menu in the Intel® Quartus® Prime Pro Edition software to generate the F-tile specific tiles your design. Alternatively, you can run quartus_tlg command prompt to generate these files.

Starting with the Intel® Quartus® Prime software version 21.4, the Support-Logic Generation command is run automatically when you generate your design using F-Tile Ethernet Intel® FPGA Hard IP Example Design IP Parameter Editor.

A successful tile file generation results in the eth_f_hw_tiles.x files where x represents necessary file extensions. The generated files are located in your project directory and contain the full netlist for simulation and synthesis.

Did you find the information on this page useful?

Characters remaining:

Feedback Message