A newer version of this document is available. Customers should click here to go to the newest version.
1. Overview
2. Getting Started
3. F-Tile Ethernet Intel® FPGA Hard IP Parameters
4. Functional Description
5. Clocks
6. Resets
7. Interface Overview
8. Configuration Registers
9. Supported Modules and IPs
10. Supported Tools
11. F-Tile Ethernet Intel® FPGA Hard IP User Guide Archives
12. Document Revision History
4.4.1. Features
4.4.2. PTP Timestamp Accuracy
4.4.3. PTP Client Flow
4.4.4. RX Virtual Lane Offset Calculation for No FEC Variants
4.4.5. Virtual Lane Order and Offset Values
4.4.6. UI Adjustment
4.4.7. Reference Time Interval
4.4.8. Minimum and Maximum Reference Time (TAM) Interval for UI Measurement (Hardware)
4.4.9. UI Value and PMA Delay
4.4.10. Routing Delay Adjustment for Advanced Timestamp Accuracy Mode
5.1. Clock Connections in Single Instance Operation
5.2. Clock Connections in Multiple Instance Operation
5.3. Clock Connections in MAC Asynchronous FIFO Operation
5.4. Clock Connections in PTP-Based Synchronous and Asynchronous Operation
5.5. Clock Connections in Synchronous Ethernet Operation
5.6. Custom Cadence
7.1. Status Interface
7.2. TX MAC Avalon ST Client Interface
7.3. RX MAC Avalon ST Aligned Client Interface
7.4. TX MAC Segmented Client Interface
7.5. RX MAC Segmented Client Interface
7.6. MAC Flow Control Interface
7.7. PCS Mode TX Interface
7.8. PCS Mode RX Interface
7.9. FlexE and OTN Mode TX Interface
7.10. FlexE and OTN Mode RX Interface
7.11. Custom Rate Interface
7.12. Reconfiguration Interfaces
7.13. Precision Time Protocol Interface
7.2.1. TX MAC Avalon ST Client Interface with Disabled Preamble Passthrough
7.2.2. TX MAC Avalon ST Client Interface with Enabled Preamble Passthrough
7.2.3. Using MAC Avalon ST skip_crc Signal to Control Source Address, PAD, and CRC Insertion
7.2.4. Using MAC Avalon ST i_tx_error Signal to Mark Packets Invalid
7.4.1. TX MAC Segmented Client Interface with Disabled Preamble Passthrough
7.4.2. TX MAC Segmented Client Interface with Enabled Preamble Passthrough
7.4.3. Using MAC Segmented skip_crc Signal to Control Source Address, PAD, and CRC Insertion
7.4.4. Using MAC Segmented i_tx_mac_error to Mark Packets Invalid
7.5.2. RX MAC Segmented Client Interface with Enabled Passthrough and RX CRC Forwarding
The RX MAC segmented client interface is available when you select Enable Preamble Passthrough in the parameter editor.
For all data rates, the IP core presents the preamble bits received on the first 8 bytes of the o_rx_mac_data, that is o_rx_mac_data[63:0]. When Remove CRC Bytes is deselected, the CRC bytes are equivalent to the last 4 bytes of data while in the segment containing the EOP o_rx_endofpacket is asserted.
100GE/200GE/400GE o_rx_mac_data |
40GE/50GE o_rx_mac_data |
10GE/25GE o_rx_mac_data |
MAC Field | Note |
---|---|---|---|---|
[7:0] | [7:0]' | [7:0]'' | Preamble [7:0] | 0x55 |
[15:8] | [15:8]' | [15:8]'' | Preamble [15:8] | 0x55 |
[23:16] | [23:16]' | [23:16]'' | Preamble [23:16] | 0x55 |
[31:24] | [31:24]' | [31:24]'' | Preamble [31:24] | 0x55 |
[39:32] | [39:32]' | [39:32]'' | Preamble [39:32] | 0x55 |
[47:40] | [47:40]' | [47:40]'' | Preamble [47:40] | 0x55 |
[55:48] | [55:48]' | [55:48]'' | Preamble [55:48] | 0x55 |
[63:56] | [63:56]' | [63:56]'' | Preamble [63:56] | 0xD5 (SFD) |
[71:64] | [71:64]' | [7:0]' | Dest Addr[47:40] | |
[79:72] | [79:72]' | [15:8]' | Dest Addr[39:32] | |
[87:80] | [87:80]' | [23:16]' | Dest Addr[31:24] | |
[95:88] | [95:88]' | [31:24]' | Dest Addr[23:16] | |
[103:96] | [103:96]' | [39:32]' | Dest Addr[15:8] | |
[111:104] | [111:104]' | [47:40]' | Dest Addr[7:0] | |
[119:112] | [119:112]' | [55:48]' | Src Addr[47:40] | When you turn on Source Address Insertion, contents are replaced by txmac_saddr unless i_tx_skip_crc is high. |
[127:120] | [127:120]' | [63:56]' | Src Addr[39:32] | |
[135:128] | [7:0] | [7:0] | Src Addr[31:24] | |
[143:136] | [15:8] | [15:8] | Src Addr[23:16] | |
[151:144] | [23:16] | [23:16] | Src Addr[15:8] | |
[159:152] | [31:24] | [31:24] | Src Addr[7:0] | |
[167:160] | [39:32] | [39:32] | Length/Type[15:0] | |
[175:168] | [47:40] | [47:40] | Length/Type[7:0] | |
[…:176] | [127:48] | [63:48] | … |