GTS Transceiver PHY User Guide: Agilex™ 3 FPGAs and SoCs
ID
848344
Date
8/04/2025
Public
1. GTS Transceiver Overview
2. GTS Transceiver Architecture
3. Implementing the GTS PMA/FEC Direct PHY IP
4. Implementing the GTS System PLL Clocks IP
5. Implementing the GTS Reset Sequencer IP
6. GTS PMA/FEC Direct PHY IP Example Design
7. Design Assistance Tools
8. Debugging GTS Transceiver Links with Transceiver Toolkit
9. Document Revision History for the GTS Transceiver PHY User Guide: Agilex™ 3 FPGAs and SoCs
3.1. IP Overview
3.2. Designing with the GTS PMA/FEC Direct PHY IP
3.3. Configuring the GTS PMA/FEC Direct PHY IP
3.4. Dynamically Reconfigurable PHY
3.5. Signal and Port Reference
3.6. Bit Mapping for PMA, FEC, and PCS Mode PHY TX and RX Datapath
3.7. Clocking
3.8. Custom Cadence Generation Ports and Logic
3.9. Asserting Reset
3.10. Bonding Implementation
3.11. Configuration Register
3.12. Configuring the GTS PMA/FEC Direct PHY IP for Hardware Testing
3.13. Configurable Quartus® Prime Software Settings
3.14. Hardware Configuration Using the Avalon® Memory-Mapped Interface
3.3.1. Preset IP Parameter Settings
3.3.2. Mode and Common Datapath Options
3.3.3. TX Datapath Options
3.3.4. RX Datapath Options
3.3.5. PMA Configuration Rules for Specific Protocol Mode Implementations
3.3.6. FEC Options
3.3.7. PCS Options
3.3.8. Avalon® Memory-Mapped Interface Options
3.3.9. Register Map IP-XACT Support
3.3.10. Analog Parameter Options
3.5.1. TX and RX Parallel and Serial Interface Signals
3.5.2. TX and RX Reference Clock and Clock Output Interface Signals
3.5.3. Reset Signals
3.5.4. FEC Signals
3.5.5. Custom Cadence Control and Status Signals
3.5.6. RX PMA Status Signals
3.5.7. TX and RX PMA and Core Interface FIFO Signals
3.5.8. Avalon Memory-Mapped Interface Signals
3.7.1. Clock Ports
3.7.2. Recommended tx/rx_coreclkin Connection and tx/rx_clkout2 Source
3.7.3. Port Widths and Recommended Connections for tx/rx_coreclkin, tx/rx_clkout, and tx/rx_clkout2
3.7.4. PMA Fractional Mode
3.7.5. Input Reference Clock Buffer Protection
3.7.6. Guidelines for Obtaining the Real-Time GTS TX PLL Lock Status
3.14.2.1. GTS Attribute Access Method Example 1: Enable or Disable Internal Serial Loopback Mode (RX Auto Adaptation Mode)
3.14.2.2. GTS Attribute Access Method Example 2: Enable or Disable Internal Serial Loopback Mode (RX Manual Adaptation Mode)
3.14.2.3. GTS Attribute Access Method Example 3: Enable or Disable Polarity Inversion of the PMA
3.14.2.4. GTS Attribute Access Method Example 4: Enable PRBS Generator and Checker to Run BER Test
6.1. Instantiating the GTS PMA/FEC Direct PHY IP
6.2. Generating the GTS PMA/FEC Direct PHY IP Example Design
6.3. GTS PMA/FEC Direct PHY IP Example Design Functional Description
6.4. Simulating the GTS PMA/FEC Direct PHY IP Example Design Testbench
6.5. Compiling the GTS PMA/FEC Direct PHY IP Example Design
6.6. GTS PMA/FEC Direct PHY IP Dynamically Reconfigurable PHY Example Design
6.7. Generating the GTS PMA/FEC Direct PHY IP Dynamically Reconfigurable Example Design
6.8. GTS PMA/FEC Direct PHY IP Dynamically Reconfigurable PHY Example Design Functional Description
6.9. Simulating the GTS PMA/FEC Direct PHY IP Dynamically Reconfigurable PHY Example Design Testbench
6.10. Compiling the GTS PMA/FEC Direct PHY IP Dynamically Reconfigurable PHY Example Design
8.3.1. Modifying the Design to Enable GTS Transceiver Debug Toolkit
8.3.2. Programming the Design into an Altera FPGA
8.3.3. Loading the Design to the Transceiver Toolkit
8.3.4. Creating Transceiver Links
8.3.5. Running BER Tests
8.3.6. Running Eye Viewer Tests
8.3.7. Running Link Optimization Tests
3.3.4.1. RX PMA Interface Parameters
Figure 34. RX PMA Interface Options in Parameter Editor
Parameter | Values | Description |
---|---|---|
RX PMA Interface Parameters | ||
RX PMA interface FIFO mode | Register Elastic |
Selects the RX PMA Interface FIFO mode. Default value is Elastic. Refer to PMA Direct Mode Support for more information. |
Enable rx_pmaif_fifo_empty port | On/Off | Enables the port that indicates the RX PMA Interface FIFO's empty condition. Default value is Off. |
Enable rx_pmaif_fifo_pempty port | On/Off | Enables the port that indicates the RX PMA Interface FIFO's partially empty condition. Default value is Off. |
Enable rx_pmaif_fifo_pfull port | On/Off | Enables the port that indicates the RX PMA Interface FIFO's partially full condition. Default value is Off. |
RX Core Interface Parameters | ||
RX core interface FIFO mode | Phase compensation Elastic |
Specifies the mode for the RX Core Interface FIFO. Default value is Phase compensation. Elastic mode is only supported for PMA Clocking mode. When you select Elastic mode for the TX core interface FIFO, custom cadence generation logic is enabled by default. |
Enable RX double width transfer | On/Off | Enables double width RX data transfer mode. In this mode, core logic can be clocked with a half rate clock. Default value is On. |
Enable rx_fifo_full port | On/Off | Enables the optional o_rx_fifo_full status output port. This signal indicates when the RX core FIFO has reached the full threshold. This signal is synchronous with o_rx_clkout. Default value is Off. |
Enable rx_fifo_empty port | On/Off | Enables the optional o_rx_fifo_empty status output port. This signal indicates when the RX core FIFO has reached the empty threshold. This signal is synchronous with o_rx_clkout. Default value is Off. |
Enable rx_fifo_pfull port | On/Off | Enables the optional o_rx_fifo_pfull status output port. This signal indicates when the RX core FIFO has reached the specified partially full threshold. Default value is Off. |
Enable rx_fifo_pempty port | On/Off | Enables the optional o_rx_fifo_pempty status output port. This signal indicates when the RX core FIFO has reached the specified partially empty threshold. Default value is Off. |
Enable rx_fifo_rd_en port | On/Off | Enables the optional i_rx_fifo_rd_en control input port. This port is used for Elastic FIFO mode. Asserting this signal enables the read from RX core FIFO. You must enable this read enable when using Elastic FIFO. Default value is Off. |
RX Clock Options | ||
Selected rx_clkout clock source | Word Clock RX User Clock Sys PLL Clock |
Specifies the o_rx_clkout output port source. Default value is Sys PLL Clock. |
Frequency of rx_clkout | Output | Displays the frequency of o_rx_clkout in MHz based on o_rx_clkout source selection. |
Enable rx_clkout2 port | On/Off | Enables the optional o_rx_clkout2 output clock. Default value is Off. |
Selected rx_clkout2 clock source | Word Clock RX User Clock Sys PLL Clock |
Specifies the o_rx_clkout output port source. Default value is Word Clock. |
rx_clkout2 clock div by | 1, 2, 4 | Selects the RX clock out 2 divider setting that divides out the o_rx_clkout2 output port source. Default value is 1. |
Frequency of rx_clkout2 | Output | Displays the frequency of o_rx_clkout2 in MHz based on o_rx_clkout2 source selection and o_rx_clkout2 clock divide by factor. |
RX User Clock Settings | ||
RX user clock div by | 12-139.5 | Division factor from Fvco of RX CDR to RX user clock. Values from 12 to 139.5 are acceptable in 0.5 increments. Default value is 100. |
RX user clock Frequency | Output | Displays the frequency of RX user clock in MHz based on RX user clock divide by factor. |