It describes the use of the JESD204B/C Intel® FPGA IP core to implement the deterministic latency between data converters and FPGA devices. It also demonstrates the JESD204B/C protocol for data exchange between FPGA devices.
The SYSREF signal is the sideband signal for the JESD204B/C to implement the deterministic latency. It must be captured under stable conditions at the data converter and FPGA I/O. A clock or SYSREF scheme is proposed to meet the DPA system performance requirement and SYSREF sampling timing requirement. The appendix lists the details about the FPGA I/O timing constraints for SYSREF.
The guidelines of the FPGA logic design are introduced to show how to solve the misalignment issue caused by clock domain crossing. The SYSREF distribution logic is shown to highlight the method to duplicate the SYSREF signal to different event modules to implement the event trigger synchronization.
The on-board test results are provided which validates the architecture proposed by this application note.