AN 967: Multiple Device Synchronization in Digital Phased Array System

ID 734485
Date 12/15/2023
Public
Give Feedback

3.2.1. clk_ref

The clk_ref must be a low jitter signal and all clk_ref clocks must be derived from the same source. This source must be split and distributed to all ADCs with the same delay.

The following figure shows four ADC waveforms are synchronized when the clk_ref signals of all the ADCs are from the same source. The delays of all clk_ref signals are matched exactly. When the waveforms are synchronized, all channels’ waveforms overlap.

Figure 5. ADC Waveforms when clk_ref is from the Same Source

The following figure demonstrates the importance of having all clk_ref derived from the same root clock. The figure shows four ADC waveforms when the clk_ref signals of all the ADCs are from the different sources. Differential phase offset wander causes time dependent misalignment between different ADCs. This must be avoided in the clock scheme.

Figure 6. ADC Waveforms when clk_ref is from the Different Sources