AN 967: Multiple Device Synchronization in Digital Phased Array System
ID
734485
Date
12/15/2023
Public
Visible to Intel only — GUID: eyw1653480361684
Ixiasoft
3.3. FPGA Design Synchronization
JESD204B/C subclass 1 guarantees the multiple ADCs’ data arrive at the FPGA device synchronously.
This section describes the FPGA design synchronization which is in part III of the example shown in figure Multiple Device Synchronization in DPA System in Digital Phased Array Synchronization.