PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 8/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4.2. On-Chip Termination (OCT)

PHY Lite for Parallel Interfaces Intel Agilex® 7 FPGA IP for F-Series and I-Series provides valid OCT settings for each group (refer to I/O Standards). These settings are written to the .qip of the instance during generation. If you select an I/O standard that supports OCT in the General tab, you can use the OCT blocks provided in the Intel Agilex® 7 devices.

You can instantiate the OCT block in one of two ways:

  • Using RZQ_GROUP assignment in the assignment editor, or
  • Manual insertion of OCT block