Multi Channel DMA for PCI Express* Intel® FPGA IP Design Example User Guide

ID 683517
Date 2/06/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1. Design Example Directory Structure

Table 29.  Directory Structure
Directory / File Sub-directory / File Sub-directory / File Sub-directory / File Sub-directory / File Note
pcie_ed sim pcie_ed.v Design example top-level HDL
<simulators> <simulation scripts> pcie_ed simulation directory
synth pcie_ed.v Design example top-level HDL

<Components automatically generated by Platform Designer>

pcie_ed_tb pcie_ed_tb sim pcie_ed_tb.v Testbench including Intel FPGA BFM
<simulators> <simulation script> Testbench simulation directory
ip pcie_ed_tb DUT_pcie_tb_ip   Intel FPGA BFM (RP)
pcie_ed_tb.qsys Testbench Platform Designer file
software dpdk dpdk drivers net  
examples mcdma-test  
patches v20.05-rc1  
Licenses license_bsd.txt    
kernel common      
driver kmod mcdma-driver Kernel driver
Licenses license_bsd.txt    
user cli perfq_app <test application software> Test Application
README Readme file
sample ref.c Reference API flow
common include regs MCDMA and Pkt Gen/Chk registers
libmqdma <user space library files> User space library
Readme     Readme file
readme Readme file
ip pcie_ed <Design example IP components>  
pcie_ed.qpf   Quartus project file
pcie_ed.qsf   Quartus setting file
pcie_ed.qsys   Design example Platform Designer file

Did you find the information on this page useful?

Characters remaining:

Feedback Message