Multi Channel DMA for PCI Express* Intel® FPGA IP Design Example User Guide

ID 683517
Date 2/06/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback Testing Bitstream Configuration beyond 256 Channels

Note: In case, if the *.sof file generated with the number of channels > 256, please follow this procedure.
  1. Enable following macros in user/common/mk/
    __cflags += -DIFC_MCDMA_DIDF
    __cflags += -UIFC_MCDMA_SINGLE_FUNC
  2. Go to this location:
    cd user/cli/perfq_app/
  3. Perform the following command:
    make clean && make all
  4. Run the test.
    • 1 channel (-c 1)
    • Packet gen bidirectional (-z)
    • Payload length of 64 bytes in each descriptor (-p 64)
    • Transfer the data 5 seconds (-l 2)
    • Number of threads that needs to be used (-a 4)
    • Dump the progress logs every second (-d 1)
    • File size (-f 64)
    • Batch size (-x 64)
    Command for pktgen:
    ./perfq_app -p 64 -l 2 -z -d 1\ 
    -c 2048 -a 4 -f 64 -x64 -n
    Command for loopback:
    ./perfq_app -p 64 -l 2 -i -d 1 -c 2048\ 
    -a 4 -f 1 - x64


    1. Currently, in DIDF mode, single page is supported.
    2. Simultaneous process, currently cannot be supported in DIDF mode. You can run one process with 2k channels.