Multi Channel DMA for PCI Express* Intel® FPGA IP Design Example User Guide
ID
683517
Date
2/06/2022
Public
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: qut1641410626104
Ixiasoft
3.5.2.6.1. Build and Install Netdev Driver
3.5.2.6.2. Enable VFs if SRIOV is Supported
3.5.2.6.3. Configure the Number of Channels Supported on the Device
3.5.2.6.4. Configure the MTU Value
3.5.2.6.5. Configure the Device Communication
3.5.2.6.6. Configure Transmit Queue Selection Mechanism
3.5.2.6.7. Test Procedure by Using Name Space Environment
3.5.2.6.8. PIO Test
Visible to Intel only — GUID: qut1641410626104
Ixiasoft
3.5.2.6.2. Enable VFs if SRIOV is Supported
Enable VF devices, if you are required to use:
$echo <num_of_vfs> > /sys/bus/pci/devices/\
<bdf>/sriov_numvfs
For example: Creating 4 VFs on 0000:01:00.0
echo 4 > /sys/bus/pci/devices/0000\:01\:00.0/sriov_numvfs