Intel® MAX™ 10 Embedded Memory User Guide

ID 683431
Date 9/17/2021
Public
Document Table of Contents

6. ROM: 1-PORT IP Core References

The ROM: 1-PORT IP core implements the single-port ROM memory mode.

Figure 19. ROM: 1-PORT IP Core Signals with the Single Clock Option Enabled


Figure 20. ROM: 1-PORT IP Core Signals with the Dual Clock: Use Separate 'Input' and 'Output' Clocks Option Enabled


Did you find the information on this page useful?

Characters remaining:

Feedback Message