Intel® MAX™ 10 Embedded Memory User Guide

ID 683431
Date 9/17/2021
Public
Document Table of Contents

4.2. RAM: 1-Port IP Core Parameters For Intel® MAX® 10 Devices

Table 15.  RAM: 1-Port IP Core Parameters for Intel® MAX® 10 Devices This table lists the IP core parameters applicable to Intel® MAX® 10 devices.
Parameter Values Description
Parameter Settings: Widths/Blk Type/Clks
How wide should the 'q' output bus be? 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 36, 40, 48, 64, 72, 108, 128, 144, and 256. Specifies the width of the 'q' output bus in bits.
How many <X>-bit words of memory? 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, and 65536. Specifies the number of <X>-bit words.
What should the memory block type be?
Auto On/Off Specifies the memory block type. The types of memory block that are available for selection depends on your target device.
M9K On/Off
LC On/Off
Options Use default logic cell style On/Off Specifies the logic cell implementation options. This option is enabled only when you choose LCs memory type.
Use Stratix M512 emulation logic cell style On/Off
Set the maximum block depth to Auto, 32, 64, 128, 256, 512, 1024, 2048, 4096, and 8192 Specifies the maximum block depth in words. This option is disabled when you choose LCs memory type.
What clocking method would you like to use?
Single clock On/Off A single clock and a clock enable controls all registers of the memory block. This option is disabled when you choose LCs memory type.
Dual clock: use separate ‘input’ and ‘output’ clocks On/Off An input and an output clock controls all registers related to the data input and output to/from the memory block including data, address, byte enables, read enables, and write enables. This option is automatically enabled when you choose LCs memory type.
Parameter Settings: Regs/Clkens/Byte Enable/Aclrs
Which ports should be registered?
'data' and 'wren' input ports This option is automatically enabled. Specifies whether to register the data and wren input ports.
'address' input port This option is automatically enabled. Specifies whether to register the address input ports.
'q' output port On/Off Specifies whether to register the q output port.
Create one clock enable signal for each clock signal. On/Off Specifies whether to turn on the option to create one clock enable signal for each clock signal.
More Options Use clock enable for port A input registers On/Off Specify whether to use clock enable for port A input registers.
Use clock enable for port A output registers On/Off Specify whether to use clock enable for port A output registers.
Create an 'addressstall_a' input port On/Off Specifies whether to create clock enables for address registers. You can create these ports to act as an extra active low clock enable input for the address registers.
Create an ‘aclr’ asynchronous clear for the registered ports. On/Off Specifies whether to create an asynchronous clear port for the registered ports.
More Options 'q' port On/Off Specifies whether the q port is cleared by the aclr port.
Create a 'rden' read enable signal On/Off Specifies whether to create a rden read enable signal.
Parameter Settings: Read During Write Option
Single Port Read During Write Option
What should the q output be when reading from a memory location being written to?
  • Don't Care
  • New Data
  • Old Data
Specifies the output behavior when read-during-write occurs.
  • Don't Care—The RAM outputs "don't care" or "unknown" values for read-during-write operation.
  • New Data—New data is available on the rising edge of the same clock cycle on which it was written.
  • Old Data— The RAM outputs reflect the old data at that address before the write operation proceeds.
Get x's for write masked bytes instead of old data when byte enable is used On/Off Turn on this option to obtain 'X' on the masked byte.
Parameter Settings: Mem Init
Do you want to specify the initial content of the memory?
No, leave it blank On/Off Specifies the initial content of the memory. Initialize the memory to zero.
Initialize memory content data to XX..X on power-up in simulation On/Off Specifies the initial content of the memory. Initialize the memory to "Don't Care".
Yes, use this file for the memory content data On/Off Allows you to specify a memory initialization file (.mif) or a hexadecimal (Intel-format) file (.hex).
Note: The configuration scheme of your device is Internal Configuration. In order to use memory initialization, you must select a single image configuration mode with memory initialization, for example the Single Compressed Image with Memory Initialization option. You can set the configuration mode on the Configuration page of the Device and Pin Options dialog box.
Allow In-System Memory Content Editor to capture and update content independently of the system clock On/Off Specifies whether to allow In-System Memory Content Editor to capture and update content independently of the system clock.
The 'Instance ID' of this RAM is Specifies the RAM ID.

Did you find the information on this page useful?

Characters remaining:

Feedback Message