Intel® Stratix® 10 Embedded Memory User Guide

ID 683423
Date 9/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.9. Resource and Timing Optimization Feature in MLAB Blocks

The Intel® Stratix® 10 embedded memory block allow users to access two different read addresses from a physical MLAB cell. With this feature, only one MLAB block is used to read two separate addresses, improving the timing performance and optimizing user design in terms of logic elements. This feature is available by default in all Intel® Stratix® 10 devices; when MLAB is directly instantiated via atom.