Intel® Stratix® 10 Embedded Memory User Guide

ID 683423
Date 9/26/2022
Document Table of Contents

3.1. Consider the Memory Block Selection

The Intel® Quartus® Prime software automatically partitions user-defined memory into the embedded memory blocks based on the speed of your design and size constraints. For example, the Intel® Quartus® Prime software may spread out the memory across multiple available memory blocks to increase the performance of your design.

To assign the memory to a specific block size manually, use the parameter editor of the on-chip memory IPs.

For the MLABs, you can implement single-port SRAM through emulation using the Intel® Quartus® Prime software. Emulation minimizes additional use of logic resources.

Because of the dual purpose architecture of the MLAB, the block has only data input registers, output registers, and write address registers. The MLABs gain read address registers from the ALMs.
  1. For Intel® Stratix® 10 devices, the Resource Property Editor and the Timing Analyzer report the location of the M20K block as EC_X<number>_Y<number>_N<number>, even though the assigned location allowed is M20K_X<number>_Y<number>_N<number>. Embedded Cell (EC) is the sub-location of the M20K block.
  2. When you select AUTO memory block type with clock enable port connected in the parameter editors of the RAM IPs, the fitter will always choose M20K instead of MLAB.

Did you find the information on this page useful?

Characters remaining:

Feedback Message