Intel® Stratix® 10 Embedded Memory User Guide

ID 683423
Date 9/26/2022
Document Table of Contents

2.11.1. Single Clock Mode

In the single clock mode, a single clock, together with a clock enable, controls all registers of the embedded memory block.

Did you find the information on this page useful?

Characters remaining:

Feedback Message