Visible to Intel only — GUID: rfi1629728566838
Ixiasoft
Visible to Intel only — GUID: rfi1629728566838
Ixiasoft
1.6. Resolving Common Timing Issues
When the Timing Analyzer reports failing paths, verify if the failing requirements are correct. By default, the Timing Analyzer handles all clock domains as related, and this can cause some invalid requirements. To correct this condition, group clocks in your design appropriately. Analyze the datapath to determine how you can reduce any critical path delays.
This section contains examples of commonly encountered timing issues and troubleshooting practices:
Did you find the information on this page useful?
Feedback Message
Characters remaining: