40G Ethernet MAC and PHY FPGA IP Core
The 40G Ethernet MAC and PHY FPGA IP core offers IEEE 802.3ba-2010. 40 Gbps Ethernet is an industry standard and is compliant for media access control (MAC) and PHY (PCS+PMA) functions. It enables an FPGA to interface to another device over a copper or optical transceiver module. The IP supports IEEE 1588 v2 standard with two-step timestamping as well as backplane capability on a variety of Stratix® or Arria® FPGAs.
Read the Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function user guide ›
Read the Low Latency 40G Ethernet Agilex™ 5 FPGA IP user guide ›
Read the Low Latency 40G Ethernet Agilex™ 5 FPGA IP Design Example user guide ›
Read the Low Latency E-Tile 40G Ethernet FPGA IP user guide ›
Read the Low Latency E-Tile 40G Ethernet Intel® FPGA IP Design Example user guide ›
Read the Stratix® 10 Low Latency 40-Gbps Ethernet IP Core user guide ›
Read the Low Latency 40-Gbps Ethernet IP Core user guide ›
Read the 40-and 100-Gbps Ethernet MAC and PHY MegaCore Function user guide ›
Read the Stratix® 10 Low Latency 40G Ethernet Design Example user guide ›
Read the Low Latency 40G Ethernet Design Example user guide ›
40G Ethernet MAC and PHY FPGA IP Core
Features
- Compliant with the IEEE 802.3ba-2010 40 Gbps Ethernet standard.
- XLAUI physical medium attachment (PMA) hard IP and external interface consisting of serial transceiver lanes each operating at 10.3125 Gbps.
- 40GbE physical coding sublayer (PCS) soft IP implemented in the FPGA fabric.
- 40GbE MAC soft IP with configurable feature set.
- Supported options:
- 40GbE.
- MAC+PHY, PHY-only or MAC-only.
- Transmitter plus receiver (full-duplex), transmitter-only or receiver-only.
- Hardware verified to support full 40 Gbps wire speed traffic.
- PCS bit error rate (BER) monitor.
- Programmable PCS test pattern generator and checker.
- Deficit idle count (DIC).
- Automatic Ethernet flow control.
- Programmable MAC transmitter (TX) cyclic redundancy check (CRC) insertion and receiver (RX) CRC removal.
- Programmable maximum receive frame length up to 9,600 bytes.
- Programmable MAC address and receiver (RX) packet filtering based on MAC address.
- Promiscuous (transparent) and non-promiscuous (filtered) MAC operation modes.
- Programmable MAC received frame filtering with CRC, oversized and undersized frame error.
- Receive filtering of control frames (pause control and/or non-pause control).
- Receive user-controllable pad removal.
- Transmit automatic pad insertion.
- Statistics status output signals for external statistics counters implementation.
- Optional 64-bit statistics counters module for RMON (RFC 2819), Ethernet-type MIB (RFC 3635), and interface group MIB (RFC 2863).
- Programmable link fault signaling.
- Optional preamble pass through.
- Avalon® streaming interface (Avalon-ST) for MAC datapath to client application with the start of packet (SOP) in 64-bit lane 0's most significant byte (MSB) when adapter option is used (256 bits at 312.5+ MHz).
- Custom streaming interface with SOP possible on any 64-bit lane MSB when adapter option is not used.
- Avalon® Memory Mapped (Avalon-MM) 32-bit interface for control and monitoring of MAC, PCS, PMA, and external optical module.
- Management data input/output (MDIO) or 2-wire serial interfaces for managing different optical modules.
- Passed functional and performance tests with 40/100Gb Ethernet test equipment.
IP Status
| Ordering Status | Production |
| Ordering Codes | |
| 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function | IP-40GEMAC IP-40GEPHY IP-100GEMAC IP-100GEPHY IP-40GEMACPHY IP-100GEMACPHY IP-40GBASEKR4PHY |
| Low Latency 40-Gbps Ethernet IP Core | Low Latency 40G Ethernet MAC and PHY: IP-40GEUMACPHY Low Latency 40G Ethernet MAC and PHY with 1588: IP-40GEUMACPHYF Low Latency 40G Ethernet MAC and 40GBASE-KR4 PHY with FEC: IP-40GBASEKR4PHY |
| Low Latency E-Tile 40G Ethernet FPGA IP | IP–40GETILEMAC |
| Low Latency 100-Gbps Ethernet Core | Low Latency 100G Ethernet MAC and PHY: IP-100GEUMACPHY Low Latency 100G Ethernet MAC and PHY with 1588: IP-100GEUMACPHYF |
Related Links
Development Boards
- Stratix® 10 GX FPGA Development Kit
- Stratix® 10 GX FPGA Signal Integrity Development Kit
- Arria® 10 GX FPGA Development Kit
- Arria® 10 GX FPGA Transceiver Signal Integrity Development Kit
- 100G Development Kit, Stratix® V GX Edition
- Stratix® V GX FPGA Development Kit
- 100G Development Kit, Stratix® IV GT Edition
Additional Resources
Find IP
Find the right Altera® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.
IP Base Suite
Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.
Design Examples
Download design examples and reference designs for Altera® FPGA devices.
Contact Sales
Get in touch with sales for your Altera® FPGA product design and acceleration needs.