AN 1016: Timing Closure Methodology Quick Reference Guide
4.6. Back-Annotate Assignments
If, despite employing design space exploration, a design falls short of meeting timing requirements by a small margin, you can utilize the most successful seed to lock down the placement of clocks, RAMs, and DSPs from that particular compilation through the back-annotation assignment. By doing so, subsequent rounds of seed sweeps can benefit from the preferred initial placement settings obtained from the previous best-performing seed. This approach aims to enhance timing performance and minimize variability across subsequent compilation rounds.
To initiate the process of locking down placement through back-annotation assignments, click Assignments > Back-Annotate-Assignments. In the Back-Annotate Assignments dialog box, you can select the types of assignments to back-annotate, such as Pin, RAM, DSP, or clock assignments. Additionally, you can append the back-annotated assignments to the .qsf or place them in a Tcl file through the .qsf. Refer to Back-Annotation in the Intel Quartus Prime 20.3 video for additional understanding of the back-annotation process.