Visible to Intel only — GUID: tpd1641282374591
Ixiasoft
1. Low Latency Ethernet 10G MAC Intel® FPGA IP Overview
2. Getting Started
3. Functional Description
4. Parameter Settings for the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
5. Interface Signals
6. Configuration Registers
7. Document Revision History for the Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs
2.1. Introduction to Intel® FPGA IP Cores
2.2. Installing and Licensing Intel® FPGA IP Cores
2.3. Specifying the IP Core Parameters and Options ( Quartus® Prime Pro Edition)
2.4. Generated File Structure
2.5. Simulating Intel® FPGA IP Cores
2.6. Upgrading the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
2.7. Low Latency Ethernet 10G MAC Intel® FPGA IP Design Examples
5.1. Clock and Reset Signals
5.2. Speed Selection Signal
5.3. Error Correction Signals
5.4. Avalon® Memory-Mapped Interface Programming Signals
5.5. Avalon® Streaming Data Interfaces
5.6. Avalon® Streaming Flow Control Signals
5.7. Avalon® Streaming Status Interface
5.8. PHY-side Interfaces
5.9. IEEE 1588v2 Interfaces
Visible to Intel only — GUID: tpd1641282374591
Ixiasoft
3.4.7. TX Promiscuous (Transparent) Mode
In transmit path promiscuous mode, the client frame bytes are passed on without modification for the MAC to do encapsulation.
It can be achieved by setting various register fields below:
- Disable Source Address Override
- Disable CRC insertion
- Disable Pad Insertion
- START, PREAMBLE, SFD, EFD, and IDLE characters are always added by the MAC during encapsulation process.
The client must still guarantee that the minimum number of bytes provided meets the MAC requirements.