eCPRI Intel® FPGA IP User Guide

ID 683685
Date 12/14/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.24. UDP Dw0 Register

Table 77.  UDP Dw0 Register at Offset 0x0031
Register Bit Width Description Access Reset
mudp_dw0_address [31:0] Reserved RO 0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message