eCPRI Intel® FPGA IP User Guide

ID 683685
Date 12/14/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.20. IPv4 Dw1 Register

Table 73.  IPv4 Dw1 Register at Offset 0x002D
Register Bit Width Description Access Reset
ipv4_dw1_address [31:16] Identifier RW 0x4
[15:12] Flag RW 0x5
[11:0] Fragment offset RW 0x0