eCPRI Intel® FPGA IP User Guide

ID 683685
Date 12/14/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.26. MAC Packet Type Enable Register

Table 79.  MAC Packet Type Enable Register at Offset 0x003D
Register Bit Width Description Access Reset
packet_type_enable [31:5] Reserved RO 0x0
[4] UDP enable RW 0x0
[3] Stack VLAN enable RW 0x0
[2] VLAN enable RW 0x0
[1] IPv4 enable RW 0x0
[0] Reserved RW 0x0