eCPRI Intel® FPGA IP User Guide

ID 683685
Date 12/14/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.14. Ethernet Frame Scratch Register

Table 67.  Ethernet Frame Scratch Register at Offset 0x0010
Register Bit Width Description Access Reset
eth_frame_scratch [31:0] Test data. RW 0x0