eCPRI Intel® FPGA IP User Guide

ID 683685
Date 12/14/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8. Document Revision History for eCPRI Intel® FPGA IP User Guide

Document Version Intel® Quartus® Prime Software Version IP Version Changes
2021.12.14 21.3 1.4.1
  • Corrected the signal descriptions for Configuration Avalon® Memory-Mapped Interface .
  • Corrected the register descriptions for Ethertype Register and UDP Port Register.
  • Corrected IP version for Intel® Quartus® Prime software version 21.2.
2021.11.11 21.2 1.4.0 Clarified information about the streaming mode in section: eCPRI IP Sink Interface and IP Parameters.
2021.10.01 21.2 1.4.0
  • Added support for Intel® Agilex™ F-tile devices.
  • Added support for multi-channel designs. For more information, refer to the eCPRI Intel FPGA IP Design Example User Guide.
  • Removed support for NCSim.
2021.02.26 20.4 1.3.0
  • Added support for Intel® Agilex™ E-tile devices.
  • Updated the following signal descriptions:
    • tx_egress_timestamp_96b_fingerprint
    • ptp_timestamp_request_fingerprint
  • Added the following signals in section External ST Sink Interface:
    • ext_ptp_timestamp_request_fingerprint
    • ext_tx_egress_timestamp_96b_fingerprint
2021.01.08 20.3 1.2.0
  • The IP now supports interworking function (IWF) type 0.
  • Supports pairing of eCPRI Intel FPGA IP with O-RAN Intel FPGA IP.
  • Updated resource utilization numbers for IWF in Resource Utilization section.
  • Updated Table: eCPRI Intel FPGA IP Core Release Information for 20.3 release.
  • Updated Figure: eCPRI IP Parameter Editor with new parameters.
  • Updated Parameter Settings section.
  • Added following new interfaces in section Interfaces:
    • IWF Type 0 eCPRI Source Interface
    • IWF Type 0 eCPRI Sink Interface
    • IWF Type 0 CPRI MAC Interface
  • Updated Figure: eCPRI Intel FPGA IP High-Level System Overview.
  • Added description for two new blocks in section Operation of the eCPRI IP Blocks:
    • eCPRI IWF Type 0
  • Added IWF related new clock signals in section eCPRI IP Input Clocks.
  • Added following reset signals in Table: eCPRI IP Reset, Power, and Firewalls Signals.
  • Created following new sections to document IWF Type 0 related signals:
    • IWF Type 0 eCPRI Interface
    • IWF Type 0 eCPRI MAC Interface
  • Corrected one field in Table: eCPRI Common Header Format.
2020.05.19 20.1 1.1.0
  • Added support for Intel® Arria® 10 devices.
  • The IP now supports 10G data rate with Intel® Stratix® 10 and Intel® Arria® 10 devices.
  • IP supports streaming of Ethernet frame size up to 9,000 bytes.
  • Added new Table: eCPRI Intel FPGA IP Feature Matrix in section Supported Features.
  • Updated resource utilization numbers in Table: Resource Utilization.
  • Added following new parameters in Table: Parameters: Configuration Tab:
    • Streaming
    • Pair with ORAN
    • One-way Delay Measurement Timer Bit-width
    • Remote Memory Access Timer Bit-width
    • Remote Reset Timer Bit-width
  • Modified Figure: eCPRI Intel FPGA IP High-Level System Overview to include client logic.
  • Updated Section: Supported Ethernet Variants.
  • Updated Section: Error Handling.
  • Added new signals in the following:
    • Table: eCPRI IP Input Clocks
    • Table: Signals of the TX Time of Day Interface
    • Table: Signals of the External ST Sink Interface
    • Table: Signals of the eCPRI IP Sink Interface
  • Added new Table: Miscellaneous Interface Signals.
  • Updated the following register tables:
    • Table: eCPRI Version Register at Offset 0x000
    • Table: eCPRI TX Error Message Register at Offset 0x0004
    • Table: eCPRI RX Error Message Register at Offset 0x0005
    • Table: eCPRI Error Mask Message Register at Offset 0x0006
    • Table: RX Error Register at Offset 0x003E
2020.04.15 19.4 1.0.0 Corrected information in Table: eCPRI Version Register at Offset 0x000.
2020.04.13 19.4 1.0.0 Initial release.